Design for testability (DFT) 
est generation for sequential circuits is a very expensive and time consuming process. It is known to be NP-complete even for just combinational circuits [1] . To accelerate test generation, improve fault coverage and reduce test application time (TAT), the circuit is modified. The circuit modification process during the design phase is called Design For Testability (DFT) [2] , [3] . Many ad hoc and algorithmic DFT techniques have been proposed. Among them are test point insertion [4] , built-in self test (BIST) [3] , hardware reset and full/partial scan.
To choose a DFT technique for a circuit, the strengths and weaknesses of each approach must be evaluated. Characteristics that are taken into consideration include fault coverage obtained [5] . It also reduces the test length if a synchronizing sequence is very long. The hardware overhead includes the logic that resets the flip-flops in addition to the routing of the reset line. This price is paid for higher fault coverage and simplified test generation [6] . TAT is usually reduced when compared to a circuit without DFT.
Full scan is a technique that permits complete controllability and observability [3] . It transforms a sequential circuit virtually to a combinational circuit. This is done by having a scan mode where the multiplexed flip-flops (FFs) are connected in a serial shift-register. Under normal operation, the FFs behave in the ordinary fashion where they all load values in parallel from their respective inputs. In test, or scan mode, any arbitrary value can be shifted, or scanned, into the FFs. Their values can be examined by shifting, or scanning out, the contents. The number of test vectors generated for a given fault coverage is less than for a circuit without scan since the test generation is simplified. However, TAT may be high due to the required scanning in/out of vectors. Furthermore, full scan can have a hardware overhead from 5% to well over 30% depending on the type of scan design used and the ratio of combinational logic to latches [3] . [7] . In [8] In a previous work dealing with PR which was based on state transition faults, the reset mechanism is assumed to be fault-free. Our method makes no such assumption and the fault coverages we present include the effect of faults on the reset lines. One of two events occur when the reset line is faulty.
1. If the reset line is stuck-at the inactive value, the FFs affected will not be able to reset. They will behave as one of the unselected FFs (assuming a single stuck-at fault).
2. If the reset line is stuck-at the active value, the affected FFs will be stuck at the reset value. PR is illustrated using the circuit shown in Figure   1 with the indicated stuck-at fault. This particular fault manifests itself as a single transition fault [23] (darker transition arrow) as shown in the state transition graph ( Figure 2 How partitioning is helpful is illustrated using the circuit from [25] which has the state transition graph shown in Figure 7 . The graph shows a faulty transition due to the stuck-at 0 fault at the node marked "w" in the circuit of Figure 8 . [26] .
Since the problem at hand is simpler and more flexible than general graph coloring, heuristics can be used to get results in a fairly efficient manner. The coloring procedure is shown in Figure 10 . Figure 11 .
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